1. |
V. V. Andreeva, A. Yu. Matrosova, A. V. Mel'nikov, A. V. Morozova, “Path delay and multiple stuck-at fault test design for circuits derived from irredundant systems with factorized synthesis method”, Prikl. Diskr. Mat., 2009, no. supplement № 1, 65–66 |
1
|