1. |
M. M. Solovan, V. V. Brus, A. I. Mostovyi, P. D. Mar'yanchuk, I. G. Orletskyi, T. T. Kovaliuk, S. L. Abashin, “Silicon nanowire array architecture for heterojunction electronics”, Fizika i Tekhnika Poluprovodnikov, 51:4 (2017), 569 ; Semiconductors, 51:4 (2017), 542–548 |
1
|