D. I. Cheremisinov, L. D. Cheremisinova, “Graph methods for recognition of CMOS gates in transistor-level circuits”, Prikl. Diskr. Mat., 2024, no. 64, 43–55
2014
2.
D. I. Cheremisinov, “Protecting intellectual property in FPGA Xilinx design”, Prikl. Diskr. Mat., 2014, no. 2(24), 110–118
Contact us: