|
Vestnik Yuzhno-Ural'skogo Gosudarstvennogo Universiteta. Seriya "Vychislitelnaya Matematika i Informatika", 2014, Volume 3, Issue 2, Pages 117–121
(Mi vyurv43)
|
|
|
|
This article is cited in 1 scientific paper (total in 1 paper)
Brief Reports
Automatic mapping programs onto a processor with an FPGA accelerator
D. V. Dubrov, A. S. Roshal, B. Ya. Steinberg, R. B. Steinberg Southern Federal University (Rostov-on-Don, Russian Federation)
Abstract:
A problem of automatic high level program mapping onto a CPU with an FPGA accelerator is considered in this work. For such a mapping an HDL code generator from a parallelizing system's internal representation is being developed and used.
Keywords:
social network analysis, information retrieval, data mining, expert finding, popularity analysispeline computing, high-level synthesis, parallelizing compiler, FPGA, VHDL.
Received: 07.03.2014
Citation:
D. V. Dubrov, A. S. Roshal, B. Ya. Steinberg, R. B. Steinberg, “Automatic mapping programs onto a processor with an FPGA accelerator”, Vestn. YuUrGU. Ser. Vych. Matem. Inform., 3:2 (2014), 117–121
Linking options:
https://www.mathnet.ru/eng/vyurv43 https://www.mathnet.ru/eng/vyurv/v3/i2/p117
|
Statistics & downloads: |
Abstract page: | 151 | Full-text PDF : | 51 | References: | 25 |
|