Proceedings of the Institute for System Programming of the RAS
RUS  ENG    JOURNALS   PEOPLE   ORGANISATIONS   CONFERENCES   SEMINARS   VIDEO LIBRARY   PACKAGE AMSBIB  
General information
Latest issue
Archive

Search papers
Search references

RSS
Latest issue
Current issues
Archive issues
What is RSS



Proceedings of ISP RAS:
Year:
Volume:
Issue:
Page:
Find






Personal entry:
Login:
Password:
Save password
Enter
Forgotten password?
Register


Proceedings of the Institute for System Programming of the RAS, 2020, Volume 32, Issue 2, Pages 81–98
DOI: https://doi.org/10.15514/ISPRAS-2020-32(2)-7
(Mi tisp500)
 

This article is cited in 1 scientific paper (total in 1 paper)

Investigation of the RISC-V

V. A. Frolovab, V. A. Galaktionovb, V. V. Sanzharova

a Lomonosov Moscow State University
b Keldysh Institute of Applied Mathematics RAS
Full-text PDF (741 kB) Citations (1)
References:
Abstract: An Instruction Set Architecture (ISA) is the core around which the rest of the CPU is built. Errors or inflexibility in decisions once embedded in a system of instructions remain with this generation of processors forever. Therefore, one of the key reasons why the performance growth of modern CPUs has slowed down is that the source code of the processors “got corrupted” in literal and figurative sense of the word: the processors inside become complex which makes their further development difficult. The development of modern computers (CPU, GPU or specialized ones) is in any case an extremely expensive process consisting of a large number of costly articles. Therefore, the issue of cost of developing a processor is the corestone. In this work we conducted a study of existing popular processor command systems and made conclusions about the prospects of the RISC-V and other open source instruction set architectures. We tried to answer the following questions: why the processor instruction set architecture is really important? Why RISC-V, why is it better than the others? Which opportunities does RISC-V open for developers around the world and what analogues does it have?
Keywords: RISC-V, instruction set architecture.
Document Type: Article
Language: Russian
Citation: V. A. Frolov, V. A. Galaktionov, V. V. Sanzharov, “Investigation of the RISC-V”, Proceedings of ISP RAS, 32:2 (2020), 81–98
Citation in format AMSBIB
\Bibitem{FroGalSan20}
\by V.~A.~Frolov, V.~A.~Galaktionov, V.~V.~Sanzharov
\paper Investigation of the RISC-V
\jour Proceedings of ISP RAS
\yr 2020
\vol 32
\issue 2
\pages 81--98
\mathnet{http://mi.mathnet.ru/tisp500}
\crossref{https://doi.org/10.15514/ISPRAS-2020-32(2)-7}
Linking options:
  • https://www.mathnet.ru/eng/tisp500
  • https://www.mathnet.ru/eng/tisp/v32/i2/p81
  • This publication is cited in the following 1 articles:
    Citing articles in Google Scholar: Russian citations, English citations
    Related articles in Google Scholar: Russian articles, English articles
    Proceedings of the Institute for System Programming of the RAS
    Statistics & downloads:
    Abstract page:203
    Full-text PDF :386
    References:19
     
      Contact us:
     Terms of Use  Registration to the website  Logotypes © Steklov Mathematical Institute RAS, 2024