|
This article is cited in 1 scientific paper (total in 1 paper)
Investigation of the RISC-V
V. A. Frolovab, V. A. Galaktionovb, V. V. Sanzharova a Lomonosov Moscow State University
b Keldysh Institute of Applied Mathematics RAS
Abstract:
An Instruction Set Architecture (ISA) is the core around which the rest of the CPU is built. Errors or inflexibility in decisions once embedded in a system of instructions remain with this generation of processors forever. Therefore, one of the key reasons why the performance growth of modern CPUs has slowed down is that the source code of the processors “got corrupted” in literal and figurative sense of the word: the processors inside become complex which makes their further development difficult. The development of modern computers (CPU, GPU or specialized ones) is in any case an extremely expensive process consisting of a large number of costly articles. Therefore, the issue of cost of developing a processor is the corestone. In this work we conducted a study of existing popular processor command systems and made conclusions about the prospects of the RISC-V and other open source instruction set architectures. We tried to answer the following questions: why the processor instruction set architecture is really important? Why RISC-V, why is it better than the others? Which opportunities does RISC-V open for developers around the world and what analogues does it have?
Keywords:
RISC-V, instruction set architecture.
Citation:
V. A. Frolov, V. A. Galaktionov, V. V. Sanzharov, “Investigation of the RISC-V”, Proceedings of ISP RAS, 32:2 (2020), 81–98
Linking options:
https://www.mathnet.ru/eng/tisp500 https://www.mathnet.ru/eng/tisp/v32/i2/p81
|
Statistics & downloads: |
Abstract page: | 221 | Full-text PDF : | 399 | References: | 28 |
|