|
Implementation of memory subsystem of cycle-accurate application-level simulator of the Elbrus microprocessors
P. A. Poroshinab, D. V. Znamenskiyc, A. N. Meshkovbc a Moscow Institute of Physics and Technology (National Research University)
b INEUM
c MCST
Abstract:
Performance characteristics of any modern microprocessor largely depend on its memory subsystem. Naturally, the memory subsystem software model is an important component of the cycle-accurate simulator, and its validity and quality have high impact on the overall accuracy of the simulation. In this paper the cycle-accurate application-level simulator of the Elbrus microprocessor family is introduced. The structure of the cycle-accurate simulator is briefly explained. After that the software model of memory subsystem and its integration as a part of the cycle-accurate application-level simulator are described. We evaluate accuracy of the application-level cycle-accurate simulator on the SPEC CPU2006 benchmark and analyze the simulation errors. Finally, a brief comparison of different Elbrus architecture simulators is given.
Keywords:
Elbrus architecture' memory subsystem, cache memory, cycle-accurate simulator, microprocessor, application-level simulation, SPEC CPU2006.
Citation:
P. A. Poroshin, D. V. Znamenskiy, A. N. Meshkov, “Implementation of memory subsystem of cycle-accurate application-level simulator of the Elbrus microprocessors”, Proceedings of ISP RAS, 32:2 (2020), 61–80
Linking options:
https://www.mathnet.ru/eng/tisp499 https://www.mathnet.ru/eng/tisp/v32/i2/p61
|
Statistics & downloads: |
Abstract page: | 78 | Full-text PDF : | 95 | References: | 11 |
|