Proceedings of the Institute for System Programming of the RAS
RUS  ENG    JOURNALS   PEOPLE   ORGANISATIONS   CONFERENCES   SEMINARS   VIDEO LIBRARY   PACKAGE AMSBIB  
General information
Latest issue
Archive

Search papers
Search references

RSS
Latest issue
Current issues
Archive issues
What is RSS



Proceedings of ISP RAS:
Year:
Volume:
Issue:
Page:
Find






Personal entry:
Login:
Password:
Save password
Enter
Forgotten password?
Register


Proceedings of the Institute for System Programming of the RAS, 2019, Volume 31, Issue 3, Pages 59–66
DOI: https://doi.org/10.15514/ISPRAS-2019-31(3)-5
(Mi tisp422)
 

Approach to test program development for multilevel verification

P. V. Frolovab

a MCST
b INEUM
References:
Abstract: Development of system-on-chips or network-on-chips requires verification of standalone units (peripherals and commutators) and a system as a whole. An approach to test development for verification of programmable standalone units is presented. The tests are written in C++ using a specific API to program the device-under-test (DUT) and the test environment. The API functions are implemented in the standard environment library; the specific implementation depends on the test environment structure: a standalone device, a device as a part of controllers block or a device as a part of the whole SoC. For system-level verification the test program is translated for execution on a general-purpose core of the verified SoC as well as the standard environment library. The testbench for unit-level verification consists of the environment library and the test linked to the testbench as a PLI-application, an adapter for the DUT-system bus interface and, possibly, a specific imitator of an external device. Different devices with one programming interface can be tested by the same test program even if they have different bus interfaces; different bus interfaces require different adapters to be implemented. The presented approach gives an opportunity to use the same test program both for standalone and for system-level verification (as an integration test). The implementation of the presented approach and its application to verification of microprocessors of the Elbrus family are described.
Keywords: hardware verification, simulation-based verification, test system, standalone verification, system-level verification.
Bibliographic databases:
Document Type: Article
Language: English
Citation: P. V. Frolov, “Approach to test program development for multilevel verification”, Proceedings of ISP RAS, 31:3 (2019), 59–66
Citation in format AMSBIB
\Bibitem{Fro19}
\by P.~V.~Frolov
\paper Approach to test program development for multilevel verification
\jour Proceedings of ISP RAS
\yr 2019
\vol 31
\issue 3
\pages 59--66
\mathnet{http://mi.mathnet.ru/tisp422}
\crossref{https://doi.org/10.15514/ISPRAS-2019-31(3)-5}
\elib{https://elibrary.ru/item.asp?id=39556501}
Linking options:
  • https://www.mathnet.ru/eng/tisp422
  • https://www.mathnet.ru/eng/tisp/v31/i3/p59
  • Citing articles in Google Scholar: Russian citations, English citations
    Related articles in Google Scholar: Russian articles, English articles
    Proceedings of the Institute for System Programming of the RAS
    Statistics & downloads:
    Abstract page:85
    Full-text PDF :40
    References:12
     
      Contact us:
     Terms of Use  Registration to the website  Logotypes © Steklov Mathematical Institute RAS, 2024