|
Self-timed shift register cases
Yu. A. Stepchenkov, Yu. G. Diachenko, Yu. V. Rogdestvenski, N. V. Morozov, D. Yu. Stepchenkov, D. Yu. Diachenko Federal Research Center "Computer Science and Control" of the Russian Academy of Sciences, 44-2 Vavilov Str., Moscow 119333, Russian Federation
Abstract:
The paper discusses the problems of designing and using self-timed (ST) shift registers. Self-timed circuits have their specifics: two-phase work discipline, redundant information coding, etc. Due to this, they have some advantages compared with synchronous counterparts: independence of behavior from cell delays, detection of any stuck faults, etc. The article considers implementation options for the ST shift register with various options, including setting to a spacer and presetting a fixed value in each bit of the shift register. The proposed options have different functionality, complexity, and performance. Shift registers based on RS-flip-flops have minimal hardware costs, while shift registers based on hysteretic triggers have better performance. The article analyzes shift register's characteristics and substantiates recommendations for their use as a serial-to-parallel port, parallel-to-serial port, or FIFO (First Input, First Output).
Keywords:
self-timed circuit, hysteretic trigger, RS-flip-flop, shift register, FIFO, serial-to-parallel port, hardware costs, performance.
Received: 13.06.2022
Citation:
Yu. A. Stepchenkov, Yu. G. Diachenko, Yu. V. Rogdestvenski, N. V. Morozov, D. Yu. Stepchenkov, D. Yu. Diachenko, “Self-timed shift register cases”, Sistemy i Sredstva Inform., 32:3 (2022), 81–91
Linking options:
https://www.mathnet.ru/eng/ssi844 https://www.mathnet.ru/eng/ssi/v32/i3/p81
|
|