Sistemy i Sredstva Informatiki [Systems and Means of Informatics]
RUS  ENG    JOURNALS   PEOPLE   ORGANISATIONS   CONFERENCES   SEMINARS   VIDEO LIBRARY   PACKAGE AMSBIB  
General information
Latest issue
Archive
Impact factor

Search papers
Search references

RSS
Latest issue
Current issues
Archive issues
What is RSS



Sistemy i Sredstva Inform.:
Year:
Volume:
Issue:
Page:
Find






Personal entry:
Login:
Password:
Save password
Enter
Forgotten password?
Register


Sistemy i Sredstva Informatiki [Systems and Means of Informatics], 2017, Volume 27, Issue 1, Pages 108–121
DOI: https://doi.org/10.14357/08696527170108
(Mi ssi506)
 

This article is cited in 1 scientific paper (total in 1 paper)

A method of packet processing in integrated network processors

V. B. Egorov

Institute of Informatics Problems, Federal Research Center "Computer Science and Control" of the Russian Academy of Sciences, 44-2 Vavilov Str., Moscow 119333, Russian Federation
References:
Abstract: The article introduces a method of packet processing in integrated network processors with conventional core architectures. Packets are processed in an internal “virtual” pipeline, with available hardware resources being its stages. The classifier determines the route of a specific packet, and the latter follows the route under control of an assigned resource — the queue manager. In addition to general pipeline control, the manager resolves access contentions to hardware resources and provides packets with quality of service. Interaction between the queue manager and hardware resources involved into the internal pipeline is carried out uniformly through composite queues of buffer, frame, and packet descriptors. Bodies of the composite queues are arranged in a system memory while their heads or tails (depends on the queue direction) are implemented as hardware FIFO (First-In/First-Out) aligning processing rates of the queue manager and managed hardware resources of the internal pipeline.
Keywords: descriptor queue; integrated network processor; packet processing; queue manager; virtual pipeline.
Received: 29.11.2016
Bibliographic databases:
Document Type: Article
Language: Russian
Citation: V. B. Egorov, “A method of packet processing in integrated network processors”, Sistemy i Sredstva Inform., 27:1 (2017), 108–121
Citation in format AMSBIB
\Bibitem{Ego17}
\by V.~B.~Egorov
\paper A method of packet processing in integrated network processors
\jour Sistemy i Sredstva Inform.
\yr 2017
\vol 27
\issue 1
\pages 108--121
\mathnet{http://mi.mathnet.ru/ssi506}
\crossref{https://doi.org/10.14357/08696527170108}
\elib{https://elibrary.ru/item.asp?id=29160549}
Linking options:
  • https://www.mathnet.ru/eng/ssi506
  • https://www.mathnet.ru/eng/ssi/v27/i1/p108
  • This publication is cited in the following 1 articles:
    Citing articles in Google Scholar: Russian citations, English citations
    Related articles in Google Scholar: Russian articles, English articles
    Системы и средства информатики
    Statistics & downloads:
    Abstract page:231
    Full-text PDF :137
    References:30
     
      Contact us:
     Terms of Use  Registration to the website  Logotypes © Steklov Mathematical Institute RAS, 2024