|
This article is cited in 3 scientific papers (total in 3 papers)
Modern trends in evolution of integrated network processor architectures
V. Egorov Institute of Informatics Problems, Russian Academy of Sciences, 44-2 Vavilov Str., Moscow 119333, Russian Federation
Abstract:
The article points out the increasing role of programmable integrated network processors (INP) in developments of up-to-day packet switches, routers, and various devices for network infrastructure. The article gives an analysis of recent trends in INP architecture evolution and distinguishes different programmability levels and the most significant INP macroarchitecture components. The article reveals interdependence between macroarchitecture and opportunity to arrange inside an INP internal virtual pipelines for deterministic packet processing with high throughput and shows the crucial role of a queue manager in achieving efficient functioning of the virtual pipelines inside an INP. The article mentions the advantages of high-speed serial interfaces with interaction on the pear-to-pear basis as an attaching facility to a shared external switching fabric.
Keywords:
integrated network processor; multicore processor; macroarchitecture; virtual pipeline; queue manager; high speed serial interfaces.
Received: 17.07.2014
Citation:
V. Egorov, “Modern trends in evolution of integrated network processor architectures”, Sistemy i Sredstva Inform., 24:3 (2014), 78–91
Linking options:
https://www.mathnet.ru/eng/ssi361 https://www.mathnet.ru/eng/ssi/v24/i3/p78
|
Statistics & downloads: |
Abstract page: | 172 | Full-text PDF : | 109 | References: | 41 |
|