Abstract:
For analysis of the failure risk of asynchronous digital circuits, the time-parameter is introduced into the Boolean algebra replacing the arithmetic operations by logical operations. Using the described below mathematical apparatus, an example of constructing signals passing through the logical elements and a new approach to minimizing Boolean functions are considered.