|
This article is cited in 4 scientific papers (total in 4 papers)
Solid-State Electronics
Biplanar epitaxial AlN/SiC/$(n,p)$SiC structures for high-temperature functional electronic devices
E. A. Panyutin, Sh. Sh. Sharofidinov, T. A. Orlova, S. A. Snytkina, A. A. Lebedev Ioffe Institute, St. Petersburg
Abstract:
We investigate the possibility of integration of epitaxial SiC and AlN technologies using opposite faces of the common SiC substrate (AlN epitaxy is performed at the final stage), preserving the initial quality of the preliminarily prepared SiC layers. In particular, we study the influence of AlN heteroepitaxy and accompanying elastic stresses on the redistribution of a doping impurity in SiC layers, as well as the transformation of the local values of the breakdown voltage of barrier diodes, which is associated with this process. As the diagnostic procedure in studying possible negative consequences of durable growth (about 3 h, 60 $\mu$m), we have measured reverse branches of the current–voltage characteristics of surface-barrier diode matrices of the Au–SiC type, which have intentionally been formed before and immediately after AlN epitaxy and then removed after the appropriate measuring procedure. Statistical processing of the breakdown voltages (including the calculation of histograms) shows that the variation of mean values and dispersion for the $n$- as well as $p$-layers is insignificant.
Received: 12.08.2019 Revised: 12.08.2019 Accepted: 23.09.2019
Citation:
E. A. Panyutin, Sh. Sh. Sharofidinov, T. A. Orlova, S. A. Snytkina, A. A. Lebedev, “Biplanar epitaxial AlN/SiC/$(n,p)$SiC structures for high-temperature functional electronic devices”, Zhurnal Tekhnicheskoi Fiziki, 90:3 (2020), 450–455; Tech. Phys., 65:3 (2020), 428–433
Linking options:
https://www.mathnet.ru/eng/jtf5362 https://www.mathnet.ru/eng/jtf/v90/i3/p450
|
Statistics & downloads: |
Abstract page: | 43 | Full-text PDF : | 15 |
|