Multiple fault detection in single circuits

The paper is concerned with design of a complete or abridged test for a single loop of an asynchronous logical network implemented in an expanded Boolean basis for a class of|,multiple constant faults. The possibility of hazards in the loop elements is recognized in development of test sets.