Analysis and synthesis of controlled delay lines

It is shown in the mathematically strict manner that $RC$-circuit is suitable as a controlled delay line for different problems of electronics if it is sequentially connected with a hysteretic relay. This relay is either artificially introduced or appears as non-idealness of logical elements. A possibility to apply phase locked loops to control the delay time is noted. The control here is made by changing the capacity in $RC$-circuit.