|
Avtomatika i Telemekhanika, 2004, Issue 8, Pages 102–114
(Mi at1619)
|
|
|
|
This article is cited in 2 scientific papers (total in 2 papers)
Technical Diagnostics
Pseudorandom test pattern generators for built-in self-testing: a power reduction method
I. A. Murashko, V. N. Yarmolik Belarussian State University of Computer Science and Radioelectronic Engineering
Abstract:
A method of reducing the power consumption of a pseudorandom test pattern generator for scan-based built-in self-tests of digital devices is designed on the basis of formation of several test symbols in one operation cycle of the circuit.A new structure for low-power test pattern generators is described.
Citation:
I. A. Murashko, V. N. Yarmolik, “Pseudorandom test pattern generators for built-in self-testing: a power reduction method”, Avtomat. i Telemekh., 2004, no. 8, 102–114; Autom. Remote Control, 65:8 (2004), 1265–1275
Linking options:
https://www.mathnet.ru/eng/at1619 https://www.mathnet.ru/eng/at/y2004/i8/p102
|
Statistics & downloads: |
Abstract page: | 203 | Full-text PDF : | 81 | References: | 42 | First page: | 2 |
|